OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_35/] [or1ksim/] - Rev 690

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8223d 16h /or1k/tags/nog_patch_35/or1ksim/
643 Quick bug fix. ivang 8223d 16h /or1k/tags/nog_patch_35/or1ksim/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8223d 16h /or1k/tags/nog_patch_35/or1ksim/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8223d 16h /or1k/tags/nog_patch_35/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8223d 17h /or1k/tags/nog_patch_35/or1ksim/
639 MMU cache inhibit bit test added. simons 8226d 08h /or1k/tags/nog_patch_35/or1ksim/
638 TLBTR CI bit is now working properly. simons 8226d 08h /or1k/tags/nog_patch_35/or1ksim/
633 Bug fix in command line parser. ivang 8227d 13h /or1k/tags/nog_patch_35/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8228d 08h /or1k/tags/nog_patch_35/or1ksim/
631 Real cache access is simulated now. simons 8229d 07h /or1k/tags/nog_patch_35/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.