OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_36/] [insight/] - Rev 615

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 program can be stepped and continued before running it, supporting low level debugging markom 8256d 22h /or1k/tags/nog_patch_36/insight/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8257d 03h /or1k/tags/nog_patch_36/insight/
355 uart VAPI model improved; changes to MC and eth. markom 8258d 00h /or1k/tags/nog_patch_36/insight/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8264d 00h /or1k/tags/nog_patch_36/insight/
263 configure for cpu; modified command line options markom 8275d 23h /or1k/tags/nog_patch_36/insight/
262 small bug in build_automata fixed; configure for memory markom 8275d 23h /or1k/tags/nog_patch_36/insight/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8285d 01h /or1k/tags/nog_patch_36/insight/
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8312d 03h /or1k/tags/nog_patch_36/insight/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8354d 02h /or1k/tags/nog_patch_36/insight/
151 Typo in the previous commit. Sorry. chris 8404d 05h /or1k/tags/nog_patch_36/insight/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.