OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu/] [common/] - Rev 1049

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
694 immediate stats added markom 8211d 17h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
692 stats data is now initialized; should fix some problems with caches, etc markom 8211d 19h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
638 TLBTR CI bit is now working properly. simons 8230d 05h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
631 Real cache access is simulated now. simons 8233d 04h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
630 some bug fixes in store buffer analysis markom 8233d 13h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
629 typo fixed markom 8233d 16h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
626 store buffer added markom 8233d 17h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8237d 11h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8239d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8243d 03h /or1k/tags/nog_patch_42/or1ksim/cpu/common/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.