OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu/] [common/] - Rev 546

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
429 cache configuration added markom 8253d 00h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
427 memory_table status output; some bugs fixed in configuration loading markom 8253d 01h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
426 memory logging added markom 8253d 01h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8253d 04h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
416 IMMU bugs fixed. simons 8255d 15h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
383 modified simmem.cfg structure! ADD markom 8267d 03h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
382 bitmask function bug fixed markom 8267d 04h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8273d 07h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
349 Some bugs regarding cache simulation fixed. simons 8277d 19h /or1k/tags/nog_patch_42/or1ksim/cpu/common/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8280d 03h /or1k/tags/nog_patch_42/or1ksim/cpu/common/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.