OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [common/] - Rev 344

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
232 Now checks getentry() returns valid result erez 8301d 21h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8301d 21h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8302d 04h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8329d 06h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8342d 22h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8371d 04h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8373d 08h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8379d 00h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8426d 06h /or1k/tags/nog_patch_47/or1ksim/cpu/common/
134 *** empty log message *** markom 8429d 04h /or1k/tags/nog_patch_47/or1ksim/cpu/common/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.