OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_50/] [or1ksim/] [cpu/] [or32/] - Rev 393

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8321d 20h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
184 modified decode for trace debugging chris 8342d 22h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8363d 18h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8365d 22h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8371d 14h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
144 Modifications necessary for functional gdb interface chris 8415d 16h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
142 Modifications for a functional gdb environment chris 8415d 16h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8418d 19h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode		 markom 8421d 18h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/
129 Added code to inject insn from Debug Unit DIR chris 8422d 16h /or1k/tags/nog_patch_50/or1ksim/cpu/or32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.