OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] - Rev 1241

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7606d 06h /or1k/tags/nog_patch_52/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7606d 07h /or1k/tags/nog_patch_52/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7606d 08h /or1k/tags/nog_patch_52/
1188 Added support for rams with byte write access. simons 7622d 06h /or1k/tags/nog_patch_52/
1186 Added support for rams with byte write access. simons 7623d 05h /or1k/tags/nog_patch_52/
1184 Scan signals mess fixed. simons 7629d 22h /or1k/tags/nog_patch_52/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7634d 14h /or1k/tags/nog_patch_52/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7634d 16h /or1k/tags/nog_patch_52/
1179 BIST interface added for Artisan memory instances. simons 7638d 01h /or1k/tags/nog_patch_52/
1178 avoid another immu exception that should not happen phoenix 7667d 13h /or1k/tags/nog_patch_52/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.