OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cache/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8023d 03h /or1k/tags/nog_patch_52/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8174d 05h /or1k/tags/nog_patch_52/or1ksim/cache/
631 Real cache access is simulated now. simons 8177d 03h /or1k/tags/nog_patch_52/or1ksim/cache/
626 store buffer added markom 8177d 17h /or1k/tags/nog_patch_52/or1ksim/cache/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8198d 13h /or1k/tags/nog_patch_52/or1ksim/cache/
517 some performance optimizations markom 8202d 12h /or1k/tags/nog_patch_52/or1ksim/cache/
500 Added .cvsignore files for annoying generated files erez 8204d 15h /or1k/tags/nog_patch_52/or1ksim/cache/
429 cache configuration added markom 8226d 11h /or1k/tags/nog_patch_52/or1ksim/cache/
428 cache configuration added markom 8226d 11h /or1k/tags/nog_patch_52/or1ksim/cache/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8265d 16h /or1k/tags/nog_patch_52/or1ksim/cache/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.