OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [peripheral/] - Rev 1374

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7460d 21h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1241 make it work with MMU enabled phoenix 7465d 07h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1222 cfmakeraw is not avaliable on cygwin phoenix 7489d 09h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1165 timeout bug fixed; contribution by Carlos markom 7699d 20h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7757d 04h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7757d 15h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1146 cygwin fix phoenix 7758d 08h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.		 sfurman 7758d 09h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7761d 05h /or1k/tags/nog_patch_52/or1ksim/peripheral/
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.		 sfurman 7768d 09h /or1k/tags/nog_patch_52/or1ksim/peripheral/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.