OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_53/] [or1ksim/] [cpu/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1345 Fix out-of-tree builds nogj 7081d 21h /or1k/tags/nog_patch_53/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7081d 21h /or1k/tags/nog_patch_53/or1ksim/cpu/
1343 * Fix warnings in insnset.c and execute.c nogj 7081d 21h /or1k/tags/nog_patch_53/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7081d 21h /or1k/tags/nog_patch_53/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7081d 22h /or1k/tags/nog_patch_53/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7097d 19h /or1k/tags/nog_patch_53/or1ksim/cpu/
1324 memory access functions fixes phoenix 7179d 13h /or1k/tags/nog_patch_53/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7180d 19h /or1k/tags/nog_patch_53/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7183d 12h /or1k/tags/nog_patch_53/or1ksim/cpu/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7185d 12h /or1k/tags/nog_patch_53/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.