OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58/] [or1ksim/] [testbench/] - Rev 538

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
484 Changed to support execution from various addresses. simons 8271d 22h /or1k/tags/nog_patch_58/or1ksim/testbench/
483 Implemented some GPIO tests erez 8271d 23h /or1k/tags/nog_patch_58/or1ksim/testbench/
480 RTL_SIM define added for shorter simulation runtime. simons 8272d 03h /or1k/tags/nog_patch_58/or1ksim/testbench/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8272d 03h /or1k/tags/nog_patch_58/or1ksim/testbench/
478 Started adding acv_gpio testbench erez 8272d 03h /or1k/tags/nog_patch_58/or1ksim/testbench/
476 Fixed warnings. ivang 8272d 04h /or1k/tags/nog_patch_58/or1ksim/testbench/
475 l.jalr r9 is not used any more. simons 8272d 05h /or1k/tags/nog_patch_58/or1ksim/testbench/
473 Added test flag templates. ivang 8272d 08h /or1k/tags/nog_patch_58/or1ksim/testbench/
472 Removed MC initialization. Must be done in except_mc.S ivang 8272d 08h /or1k/tags/nog_patch_58/or1ksim/testbench/
471 Removed MC initialization. Must be done in except_mc.S ivang 8272d 09h /or1k/tags/nog_patch_58/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.