OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [cpu/] - Rev 717

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8226d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8226d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/
638 TLBTR CI bit is now working properly. simons 8229d 10h /or1k/tags/nog_patch_61/or1ksim/cpu/
631 Real cache access is simulated now. simons 8232d 09h /or1k/tags/nog_patch_61/or1ksim/cpu/
630 some bug fixes in store buffer analysis markom 8232d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/
629 typo fixed markom 8232d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/
627 or32 restored markom 8232d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/
626 store buffer added markom 8232d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/
624 Added logging of writes/read to/from SPR registers. ivang 8233d 15h /or1k/tags/nog_patch_61/or1ksim/cpu/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8233d 17h /or1k/tags/nog_patch_61/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.