OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cache/] - Rev 1730

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1099 cvs bug fixed markom 7914d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
1085 Bug fixed. simons 7926d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
997 PRINTF should be used instead of printf; command redirection repaired markom 8016d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
992 A bug when cache enabled and bus error comes fixed. simons 8018d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
970 Testbench is now running on ORP architecture platform. simons 8023d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
884 code cleaning - a lot of global variables moved to runtime struct markom 8060d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
876 Beta release of ATA simulation rherveille 8067d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8219d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
631 Real cache access is simulated now. simons 8221d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/
626 store buffer added markom 8222d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cache/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.