OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] - Rev 1720

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1675 Remove the unneeded local i from eval_insn_ops() nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1674 Move shipping the jump-to register to gen_j_reg(), where it belongs. nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1673 Move Condition to the correct place nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions
nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1671 Remove the unused addr parameter to the recompile_insn() function nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1670 Move the check for the link register from recompile_insn to the two jal
instructions that need it
nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1669 Special case exception instructions only once nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1668 Create a def_op_t.h file that may be used to define arrays of function pointers,
pointing to the operation generation functions
nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1667 Have store operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries
nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/
1666 Have load operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries
nogj 6746d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.