OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 1641

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1621 First Impot jcastillo 6809d 21h /or1k/tags/rel-0-3-0-rc2/
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6814d 17h /or1k/tags/rel-0-3-0-rc2/
1619 Fixed types in function declaration jcastillo 6814d 22h /or1k/tags/rel-0-3-0-rc2/
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6815d 05h /or1k/tags/rel-0-3-0-rc2/
1617 *** empty log message *** phoenix 6815d 05h /or1k/tags/rel-0-3-0-rc2/
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6815d 05h /or1k/tags/rel-0-3-0-rc2/
1615 *** empty log message *** phoenix 6815d 05h /or1k/tags/rel-0-3-0-rc2/
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6825d 05h /or1k/tags/rel-0-3-0-rc2/
1613 change default phoenix 6830d 15h /or1k/tags/rel-0-3-0-rc2/
1612 major optimizations for or32 target phoenix 6830d 15h /or1k/tags/rel-0-3-0-rc2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.