OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 210

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
190 Added jitter initialization chris 8348d 14h /or1k/tags/rel-0-3-0-rc2/
189 fixed mode handling for tick facility chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
188 fixed PIC interrupt controller chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
187 minor change to clear pending exception chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
186 major change to UART structure chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
185 major change to UART code chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
184 modified decode for trace debugging chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
183 changed special case for PICSR chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
182 updated exception handling procedures chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/
181 Added trace/stall commands chris 8348d 15h /or1k/tags/rel-0-3-0-rc2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.