OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 220

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
200 Initial import simons 8344d 07h /or1k/tags/rel-0-3-0-rc2/
199 Initial import simons 8344d 08h /or1k/tags/rel-0-3-0-rc2/
198 Moved from testbench.old simons 8346d 19h /or1k/tags/rel-0-3-0-rc2/
197 This is not used any more. simons 8346d 19h /or1k/tags/rel-0-3-0-rc2/
196 Configuration SPRs added. simons 8346d 20h /or1k/tags/rel-0-3-0-rc2/
195 New test added. simons 8346d 20h /or1k/tags/rel-0-3-0-rc2/
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8347d 04h /or1k/tags/rel-0-3-0-rc2/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8347d 04h /or1k/tags/rel-0-3-0-rc2/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8347d 13h /or1k/tags/rel-0-3-0-rc2/
191 Added UART jitter var to sim config chris 8348d 09h /or1k/tags/rel-0-3-0-rc2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.