OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 375

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
355 uart VAPI model improved; changes to MC and eth. markom 8297d 10h /or1k/tags/rel-0-3-0-rc2/
354 Fixed width of du_except. lampret 8297d 21h /or1k/tags/rel-0-3-0-rc2/
353 Cashes disabled. simons 8298d 07h /or1k/tags/rel-0-3-0-rc2/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8299d 10h /or1k/tags/rel-0-3-0-rc2/
351 Fixed some l.trap typos. lampret 8299d 12h /or1k/tags/rel-0-3-0-rc2/
350 For GDB changed single stepping and disabled trap exception. lampret 8299d 13h /or1k/tags/rel-0-3-0-rc2/
349 Some bugs regarding cache simulation fixed. simons 8301d 02h /or1k/tags/rel-0-3-0-rc2/
348 Added instructions on how to build configure. ivang 8302d 10h /or1k/tags/rel-0-3-0-rc2/
347 Added CRC32 calculation to Ethernet erez 8303d 07h /or1k/tags/rel-0-3-0-rc2/
346 Improved Ethernet simulation erez 8303d 08h /or1k/tags/rel-0-3-0-rc2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.