OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8828d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8828d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8829d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
38 Virtual machine at the moment. lampret 8830d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8830d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8830d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
35 SLP hooks. lampret 8830d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
34 Started with SLP (not finished yet). lampret 8830d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
33 Handling of or1k exceptions. lampret 8834d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
32 Interrupt recognition. lampret 8834d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.