OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 1430

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1343 * Fix warnings in insnset.c and execute.c nogj 7137d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7137d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7137d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7152d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1324 memory access functions fixes phoenix 7234d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7235d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7238d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7240d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1316 added a warning phoenix 7258d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7258d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.