OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 1471

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1362 initialise dev_mem->chip_select in register_memory nogj 7149d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1359 Pass private data in readfunc/writefunc callbacks nogj 7149d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7149d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1354 typing fixes phoenix 7157d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1353 Modularise simulator command parsing nogj 7158d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1352 Optimise execution history tracking nogj 7158d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7158d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1346 Remove the global op structure nogj 7171d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1345 Fix out-of-tree builds nogj 7171d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7171d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.