OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 270

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
196 Configuration SPRs added. simons 8375d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8375d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
184 modified decode for trace debugging chris 8376d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
183 changed special case for PICSR chris 8376d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
182 updated exception handling procedures chris 8376d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8397d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8399d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8405d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
153 Writes to SPR_PC are now enabled chris 8447d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
152 Breakpoint exceptions from single step are not printed now. chris 8447d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.