OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 540

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
458 Align, bus error and range exception fixed. simons 8244d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
450 Exceptions are allways enabled. simons 8247d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
447 ITLBMR register bit fields set in order. simons 8249d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
446 ITLBMR register bit fields set in order. simons 8249d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
437 When lsu instruction produce exception registers are preserved. simons 8249d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
433 clkcycle parameter added to configuration markom 8250d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
431 stepping over breakpoint added markom 8250d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
430 dpfault and ipfault exceptions implemented markom 8250d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
429 cache configuration added markom 8250d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
427 memory_table status output; some bugs fixed in configuration loading markom 8250d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.