OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or1k/] - Rev 1511

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7155d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7169d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7169d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7169d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1338 l.ff1 instruction added andreje 7184d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7272d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1316 added a warning phoenix 7290d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7290d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1308 Gyorgy Jeney: extensive cleanup phoenix 7360d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/
1302 compile fix (remove const) phoenix 7378d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or1k/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.