OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [debug/] - Rev 1506

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8029d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
693 exception info is outputted only in verbose mode markom 8162d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
643 Quick bug fix. ivang 8178d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8178d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8193d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
587 gdb messages disabled markom 8196d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
517 some performance optimizations markom 8209d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
500 Added .cvsignore files for annoying generated files erez 8211d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8223d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8224d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/debug/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.