OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [mmu/] - Rev 1350

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
500 Added .cvsignore files for annoying generated files erez 8214d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
456 Page size bug fixed. simons 8233d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
446 ITLBMR register bit fields set in order. simons 8234d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
438 ITLB -> DTLB lapsus fixed. simons 8235d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
430 dpfault and ipfault exceptions implemented markom 8236d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
429 cache configuration added markom 8236d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
425 immu and dmmu configurations added markom 8236d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
416 IMMU bugs fixed. simons 8238d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8263d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8284d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/mmu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.