OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [testbench/] - Rev 1272

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
837 Configuration for ethernet testcase. ivang 8140d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8140d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
826 or32-uclinux target added markom 8148d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8161d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
733 Fixed configuration. ivang 8189d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8190d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8192d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
705 Updated changed registers. ivang 8198d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8198d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8202d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.