OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [testbench/] - Rev 837

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
631 Real cache access is simulated now. simons 8187d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
622 Cache test works on hardware. simons 8189d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
621 Cache test works on hardware. simons 8189d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
619 all test pass, after newest changes markom 8189d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
616 flags test added markom 8192d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8192d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
612 Tick timer period extended to meet real timing. simons 8193d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8194d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
608 Range exception removed from test. simons 8195d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8196d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.