OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [tick/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1365 Pass a pointer as the user given argument in the schedular callback nogj 7056d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7065d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7181d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
1249 Downgrading back to automake-1.4 lampret 7434d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
1117 Ignore generated files for CVS purposes sfurman 7777d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
997 PRINTF should be used instead of printf; command redirection repaired markom 7966d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
970 Testbench is now running on ORP architecture platform. simons 7974d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
884 code cleaning - a lot of global variables moved to runtime struct markom 8010d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
876 Beta release of ATA simulation rherveille 8018d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/
802 Cache and tick timer tests fixed. simons 8106d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/tick/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.