OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cache/] - Rev 1432

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 TLBTR CI bit is now working properly. simons 8201d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
631 Real cache access is simulated now. simons 8203d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
626 store buffer added markom 8204d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8225d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
517 some performance optimizations markom 8229d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
500 Added .cvsignore files for annoying generated files erez 8231d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
429 cache configuration added markom 8253d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
428 cache configuration added markom 8253d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8292d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8296d 17h /or1k/tags/rel-0-3-0-rc3/or1ksim/cache/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.