URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cpu/] - Rev 1746

Rev	Log message	Author	Age	Path
1684	Instead of encoding the value of the raw instruction into the generated instruction stream, put it into a malloced array that is accessed when analysis() is called	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1683	Protect l.jr instructions from having their delay slot on the page after the instruction itself	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1682	Move the call to find_jump_loc() to avoid a condition.	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1681	Use page_offset_mask instead of page_size - 1	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1680	Reset opq->xref to zero after the page has been recompiled in preperation for the next time recompile_page may be called	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1679	Remove useless memcpy()	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1678	Remove the ts_current hack by haveing the temporaries always shipped out before any instruction that has the posibility to generate an exception	nogj	6752d 17h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1677	Only ship a temporary out if it has been used as a destination register	nogj	6752d 18h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1676	Only move a register into a temporary if it has been used as a source register	nogj	6752d 18h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/
1675	Remove the unneeded local i from eval_insn_ops()	nogj	6752d 18h	/or1k/tags/rel-0-3-0-rc3/or1ksim/cpu/