OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] - Rev 1266

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8118d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
826 or32-uclinux target added markom 8125d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8138d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
733 Fixed configuration. ivang 8166d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8167d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8169d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
705 Updated changed registers. ivang 8175d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8175d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8179d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
698 Simprintf bug fixed again. simons 8179d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.