OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [tick/] - Rev 1560

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
876 Beta release of ATA simulation rherveille 8049d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
802 Cache and tick timer tests fixed. simons 8138d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
728 tick timer works with scheduler markom 8167d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8210d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8213d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
561 Tick timer is not connected to PIC. simons 8219d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
517 some performance optimizations markom 8228d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
500 Added .cvsignore files for annoying generated files erez 8231d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
333 small bug fixed markom 8282d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8282d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.