OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 378

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
358 Fixed virtual silicon single-port rams instantiation. lampret 8302d 00h /or1k/tags/rel_1/
357 Fixed dbg_is_o assignment width. lampret 8302d 00h /or1k/tags/rel_1/
356 Break point bug fixed simons 8302d 03h /or1k/tags/rel_1/
355 uart VAPI model improved; changes to MC and eth. markom 8302d 10h /or1k/tags/rel_1/
354 Fixed width of du_except. lampret 8302d 20h /or1k/tags/rel_1/
353 Cashes disabled. simons 8303d 07h /or1k/tags/rel_1/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8304d 10h /or1k/tags/rel_1/
351 Fixed some l.trap typos. lampret 8304d 11h /or1k/tags/rel_1/
350 For GDB changed single stepping and disabled trap exception. lampret 8304d 13h /or1k/tags/rel_1/
349 Some bugs regarding cache simulation fixed. simons 8306d 01h /or1k/tags/rel_1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.