OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] [or1200/] - Rev 402

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
350 For GDB changed single stepping and disabled trap exception. lampret 8309d 04h /or1k/tags/rel_10/or1200/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8314d 03h /or1k/tags/rel_10/or1200/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8314d 03h /or1k/tags/rel_10/or1200/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8315d 11h /or1k/tags/rel_10/or1200/
316 Fixed exceptions. lampret 8317d 09h /or1k/tags/rel_10/or1200/
271 Added missing endif lampret 8321d 22h /or1k/tags/rel_10/or1200/
265 Modified virtual silicon instantiations. lampret 8324d 18h /or1k/tags/rel_10/or1200/
220 Fixed parameters in generic sprams. lampret 8335d 17h /or1k/tags/rel_10/or1200/
219 Fixed sensitivity list. lampret 8336d 19h /or1k/tags/rel_10/or1200/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8336d 19h /or1k/tags/rel_10/or1200/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.