OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_11/] [or1200/] - Rev 794

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
595 Fixed 'the NPC single-step fix'. lampret 8215d 07h /or1k/tags/rel_11/or1200/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8215d 14h /or1k/tags/rel_11/or1200/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8218d 15h /or1k/tags/rel_11/or1200/
571 Changed alignment exception EPCR. Not tested yet. lampret 8219d 00h /or1k/tags/rel_11/or1200/
570 Fixed order of syscall and range exceptions. lampret 8219d 02h /or1k/tags/rel_11/or1200/
569 Default ASIC configuration does not sample WB inputs. lampret 8219d 12h /or1k/tags/rel_11/or1200/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8219d 15h /or1k/tags/rel_11/or1200/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8225d 21h /or1k/tags/rel_11/or1200/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8230d 00h /or1k/tags/rel_11/or1200/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8230d 13h /or1k/tags/rel_11/or1200/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.