OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 500

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
480 RTL_SIM define added for shorter simulation runtime. simons 8244d 00h /or1k/tags/rel_12/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8244d 01h /or1k/tags/rel_12/
478 Started adding acv_gpio testbench erez 8244d 01h /or1k/tags/rel_12/
477 Improved multi-id vapi logs (i.e. GPIO) erez 8244d 01h /or1k/tags/rel_12/
476 Fixed warnings. ivang 8244d 02h /or1k/tags/rel_12/
475 l.jalr r9 is not used any more. simons 8244d 02h /or1k/tags/rel_12/
474 Updated building instructions. or1.h not used anymore. ivang 8244d 02h /or1k/tags/rel_12/
473 Added test flag templates. ivang 8244d 06h /or1k/tags/rel_12/
472 Removed MC initialization. Must be done in except_mc.S ivang 8244d 06h /or1k/tags/rel_12/
471 Removed MC initialization. Must be done in except_mc.S ivang 8244d 06h /or1k/tags/rel_12/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.