OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_14/] [or1200/] [rtl/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1077 Signal scanb_sen renamed to scanb_en. mohor 7887d 23h /or1k/tags/rel_14/or1200/rtl/
1069 Signal scanb_eni renamed to scanb_en mohor 7891d 16h /or1k/tags/rel_14/or1200/rtl/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7898d 18h /or1k/tags/rel_14/or1200/rtl/
1055 Removed obsolete comment. lampret 7930d 11h /or1k/tags/rel_14/or1200/rtl/
1054 Fixed a combinational loop. lampret 7930d 11h /or1k/tags/rel_14/or1200/rtl/
1053 Disabled cache inhibit atttribute. lampret 7930d 11h /or1k/tags/rel_14/or1200/rtl/
1038 Fixed a typo, reported by Taylor Su. lampret 7937d 19h /or1k/tags/rel_14/or1200/rtl/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7938d 09h /or1k/tags/rel_14/or1200/rtl/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7938d 19h /or1k/tags/rel_14/or1200/rtl/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7939d 09h /or1k/tags/rel_14/or1200/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.