OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] - Rev 1148

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.		 sfurman 7754d 00h /or1k/tags/rel_15/
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.		 sfurman 7757d 01h /or1k/tags/rel_15/
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.		 sfurman 7759d 03h /or1k/tags/rel_15/
1125 This test case passes. lampret 7770d 07h /or1k/tags/rel_15/
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.		 sfurman 7779d 22h /or1k/tags/rel_15/
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7781d 05h /or1k/tags/rel_15/
1122 Get rid of C++ style declarations (which can appear in the middle of a block) in C program. Some older compilers complain. sfurman 7786d 06h /or1k/tags/rel_15/
1121 Ignore generated files sfurman 7786d 07h /or1k/tags/rel_15/
1120 Fix my dumb automake bustage sfurman 7786d 07h /or1k/tags/rel_15/
1119 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.		 sfurman 7787d 03h /or1k/tags/rel_15/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.