OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] [or1200/] [rtl/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1079 RAMs wrong connected to the BIST scan chain. mohor 7932d 03h /or1k/tags/rel_15/or1200/rtl/
1078 Previous check-in was done by mistake. mohor 7932d 05h /or1k/tags/rel_15/or1200/rtl/
1077 Signal scanb_sen renamed to scanb_en. mohor 7932d 05h /or1k/tags/rel_15/or1200/rtl/
1069 Signal scanb_eni renamed to scanb_en mohor 7935d 22h /or1k/tags/rel_15/or1200/rtl/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7943d 00h /or1k/tags/rel_15/or1200/rtl/
1055 Removed obsolete comment. lampret 7974d 17h /or1k/tags/rel_15/or1200/rtl/
1054 Fixed a combinational loop. lampret 7974d 17h /or1k/tags/rel_15/or1200/rtl/
1053 Disabled cache inhibit atttribute. lampret 7974d 17h /or1k/tags/rel_15/or1200/rtl/
1038 Fixed a typo, reported by Taylor Su. lampret 7982d 00h /or1k/tags/rel_15/or1200/rtl/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7982d 14h /or1k/tags/rel_15/or1200/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.