OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 1181

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7762d 02h /or1k/tags/rel_16/
1152 *** empty log message *** phoenix 7762d 06h /or1k/tags/rel_16/
1151 *** empty log message *** phoenix 7762d 06h /or1k/tags/rel_16/
1150 remove unneded include phoenix 7762d 07h /or1k/tags/rel_16/
1149 *** empty log message *** phoenix 7762d 19h /or1k/tags/rel_16/
1148 *** empty log message *** phoenix 7762d 19h /or1k/tags/rel_16/
1147 remove unneeded include phoenix 7762d 19h /or1k/tags/rel_16/
1146 cygwin fix phoenix 7762d 19h /or1k/tags/rel_16/
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7762d 20h /or1k/tags/rel_16/
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7765d 01h /or1k/tags/rel_16/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.