OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] - Rev 663

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
399 Trap insn couses break after exits ex_insn. simons 8291d 03h /or1k/tags/rel_16/or1200/rtl/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8293d 23h /or1k/tags/rel_16/or1200/rtl/
390 Changed instantiation name of VS RAMs. lampret 8294d 01h /or1k/tags/rel_16/or1200/rtl/
387 Now FPGA and ASIC target are separate. lampret 8294d 02h /or1k/tags/rel_16/or1200/rtl/
386 Fixed VS RAM instantiation - again. lampret 8294d 03h /or1k/tags/rel_16/or1200/rtl/
370 Program counter divided to PPC and NPC. simons 8298d 01h /or1k/tags/rel_16/or1200/rtl/
367 Changed DSR/DRR behavior and exception detection. lampret 8298d 14h /or1k/tags/rel_16/or1200/rtl/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8299d 09h /or1k/tags/rel_16/or1200/rtl/
360 Added OR1200_REGISTERED_INPUTS. lampret 8301d 01h /or1k/tags/rel_16/or1200/rtl/
359 Added optional sampling of inputs. lampret 8301d 01h /or1k/tags/rel_16/or1200/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.