OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_20/] [or1200/] - Rev 1780

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7741d 06h /or1k/tags/rel_20/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7741d 06h /or1k/tags/rel_20/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7742d 01h /or1k/tags/rel_20/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7742d 01h /or1k/tags/rel_20/or1200/
1130 RFRAM type always need to be defined. lampret 7742d 01h /or1k/tags/rel_20/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7742d 01h /or1k/tags/rel_20/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7816d 23h /or1k/tags/rel_20/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7861d 18h /or1k/tags/rel_20/or1200/
1083 SB mem width fixed. simons 7893d 13h /or1k/tags/rel_20/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7902d 10h /or1k/tags/rel_20/or1200/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.