OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_23/] - Rev 1154

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1134 Changed location of debug test code to 0. lampret 7746d 04h /or1k/tags/rel_23/
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7746d 04h /or1k/tags/rel_23/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7746d 04h /or1k/tags/rel_23/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7746d 04h /or1k/tags/rel_23/
1130 RFRAM type always need to be defined. lampret 7746d 04h /or1k/tags/rel_23/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7746d 04h /or1k/tags/rel_23/
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.		 sfurman 7751d 03h /or1k/tags/rel_23/
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.		 sfurman 7754d 04h /or1k/tags/rel_23/
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.		 sfurman 7756d 06h /or1k/tags/rel_23/
1125 This test case passes. lampret 7767d 10h /or1k/tags/rel_23/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.