OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 413

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8265d 23h /or1k/tags/rel_24/
390 Changed instantiation name of VS RAMs. lampret 8266d 00h /or1k/tags/rel_24/
389 Changed default delay for load and store in superscalar cpu. lampret 8266d 01h /or1k/tags/rel_24/
388 Added comments for cpu section. lampret 8266d 01h /or1k/tags/rel_24/
387 Now FPGA and ASIC target are separate. lampret 8266d 02h /or1k/tags/rel_24/
386 Fixed VS RAM instantiation - again. lampret 8266d 02h /or1k/tags/rel_24/
385 check testbench now modified to work with new report output markom 8266d 08h /or1k/tags/rel_24/
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8266d 09h /or1k/tags/rel_24/
383 modified simmem.cfg structure! ADD markom 8266d 09h /or1k/tags/rel_24/
382 bitmask function bug fixed markom 8266d 11h /or1k/tags/rel_24/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.