OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 639

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
618 Fixed display of new 'void' nop insns. lampret 8203d 14h /or1k/tags/rel_24/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8203d 15h /or1k/tags/rel_24/
616 flags test added markom 8206d 01h /or1k/tags/rel_24/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8206d 01h /or1k/tags/rel_24/
614 Changed to support new debug if. simons 8206d 08h /or1k/tags/rel_24/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8207d 05h /or1k/tags/rel_24/
612 Tick timer period extended to meet real timing. simons 8207d 06h /or1k/tags/rel_24/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8208d 08h /or1k/tags/rel_24/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8208d 08h /or1k/tags/rel_24/
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8208d 08h /or1k/tags/rel_24/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.