OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 661

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 00h /or1k/tags/rel_24/
640 Merge profiler and mprofiler with sim. ivang 8196d 01h /or1k/tags/rel_24/
639 MMU cache inhibit bit test added. simons 8198d 16h /or1k/tags/rel_24/
638 TLBTR CI bit is now working properly. simons 8198d 16h /or1k/tags/rel_24/
637 Updated file names. lampret 8198d 17h /or1k/tags/rel_24/
636 Fixed combinational loops. lampret 8198d 17h /or1k/tags/rel_24/
635 Fixed Makefile bug. ivang 8198d 19h /or1k/tags/rel_24/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8199d 20h /or1k/tags/rel_24/
633 Bug fix in command line parser. ivang 8199d 21h /or1k/tags/rel_24/
632 profiler and mprofiler merged into sim. ivang 8200d 16h /or1k/tags/rel_24/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.