OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] - Rev 370

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
350 For GDB changed single stepping and disabled trap exception. lampret 8274d 12h /or1k/tags/rel_25/
349 Some bugs regarding cache simulation fixed. simons 8276d 01h /or1k/tags/rel_25/
348 Added instructions on how to build configure. ivang 8277d 09h /or1k/tags/rel_25/
347 Added CRC32 calculation to Ethernet erez 8278d 06h /or1k/tags/rel_25/
346 Improved Ethernet simulation erez 8278d 07h /or1k/tags/rel_25/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8278d 07h /or1k/tags/rel_25/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8278d 09h /or1k/tags/rel_25/
343 Small touches to test programs erez 8278d 12h /or1k/tags/rel_25/
342 added exception vectors to support and modified section names markom 8279d 08h /or1k/tags/rel_25/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8279d 10h /or1k/tags/rel_25/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.