OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_28/] [or1200/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7672d 01h /or1k/tags/rel_28/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7715d 04h /or1k/tags/rel_28/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7718d 05h /or1k/tags/rel_28/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7731d 07h /or1k/tags/rel_28/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7731d 07h /or1k/tags/rel_28/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7732d 02h /or1k/tags/rel_28/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7732d 02h /or1k/tags/rel_28/or1200/
1130 RFRAM type always need to be defined. lampret 7732d 02h /or1k/tags/rel_28/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7732d 02h /or1k/tags/rel_28/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7807d 00h /or1k/tags/rel_28/or1200/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.