OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_29/] [or1200/] - Rev 1782

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1194 correct all the syntax errors dries 7575d 03h /or1k/tags/rel_29/or1200/
1188 Added support for rams with byte write access. simons 7591d 04h /or1k/tags/rel_29/or1200/
1186 Added support for rams with byte write access. simons 7592d 03h /or1k/tags/rel_29/or1200/
1184 Scan signals mess fixed. simons 7598d 20h /or1k/tags/rel_29/or1200/
1179 BIST interface added for Artisan memory instances. simons 7606d 23h /or1k/tags/rel_29/or1200/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7673d 10h /or1k/tags/rel_29/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7716d 12h /or1k/tags/rel_29/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7719d 14h /or1k/tags/rel_29/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7732d 16h /or1k/tags/rel_29/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7732d 16h /or1k/tags/rel_29/or1200/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.